初始化项目，由ModelHub XC社区提供模型

Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF Source: Original Platform
2026-05-10 02:30:17 +08:00
commit 7e7dbfb898
14 changed files with 158 additions and 0 deletions
--- a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf
+++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf
@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:a726412e9de9f441779026bc012b30b9721a2a6de4d0cb32fe1c27cd32169a1f
+size 8098526368