commit 7e7dbfb898cc721da6dee56b59e7a9df5f423adf Author: ModelHub XC Date: Sun May 10 02:30:17 2026 +0800 初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF Source: Original Platform diff --git a/.gitattributes b/.gitattributes new file mode 100644 index 0000000..45d6031 --- /dev/null +++ b/.gitattributes @@ -0,0 +1,47 @@ +*.7z filter=lfs diff=lfs merge=lfs -text +*.arrow filter=lfs diff=lfs merge=lfs -text +*.bin filter=lfs diff=lfs merge=lfs -text +*.bz2 filter=lfs diff=lfs merge=lfs -text +*.ckpt filter=lfs diff=lfs merge=lfs -text +*.ftz filter=lfs diff=lfs merge=lfs -text +*.gz filter=lfs diff=lfs merge=lfs -text +*.h5 filter=lfs diff=lfs merge=lfs -text +*.joblib filter=lfs diff=lfs merge=lfs -text +*.lfs.* filter=lfs diff=lfs merge=lfs -text +*.mlmodel filter=lfs diff=lfs merge=lfs -text +*.model filter=lfs diff=lfs merge=lfs -text +*.msgpack filter=lfs diff=lfs merge=lfs -text +*.npy filter=lfs diff=lfs merge=lfs -text +*.npz filter=lfs diff=lfs merge=lfs -text +*.onnx filter=lfs diff=lfs merge=lfs -text +*.ot filter=lfs diff=lfs merge=lfs -text +*.parquet filter=lfs diff=lfs merge=lfs -text +*.pb filter=lfs diff=lfs merge=lfs -text +*.pickle filter=lfs diff=lfs merge=lfs -text +*.pkl filter=lfs diff=lfs merge=lfs -text +*.pt filter=lfs diff=lfs merge=lfs -text +*.pth filter=lfs diff=lfs merge=lfs -text +*.rar filter=lfs diff=lfs merge=lfs -text +*.safetensors filter=lfs diff=lfs merge=lfs -text +saved_model/**/* filter=lfs diff=lfs merge=lfs -text +*.tar.* filter=lfs diff=lfs merge=lfs -text +*.tar filter=lfs diff=lfs merge=lfs -text +*.tflite filter=lfs diff=lfs merge=lfs -text +*.tgz filter=lfs diff=lfs merge=lfs -text +*.wasm filter=lfs diff=lfs merge=lfs -text +*.xz filter=lfs diff=lfs merge=lfs -text +*.zip filter=lfs diff=lfs merge=lfs -text +*.zst filter=lfs diff=lfs merge=lfs -text +*tfevents* filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text diff --git a/README.md b/README.md new file mode 100644 index 0000000..10d8129 --- /dev/null +++ b/README.md @@ -0,0 +1,75 @@ +--- +base_model: Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb +datasets: +- Nellyw888/VeriReason-RTL-Coder_7b_reasoning_tb +language: +- en +library_name: transformers +mradermacher: + readme_rev: 1 +quantized_by: mradermacher +tags: +- verilog +- reasoning +- reinforcement-learning +- rtl +--- +## About + + + + + + +static quants of https://huggingface.co/Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb + + + +***For a convenient overview and download list, visit our [model page for this model](https://hf.tst.eu/model#VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF).*** + +weighted/imatrix quants are available at https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF +## Usage + +If you are unsure how to use GGUF files, refer to one of [TheBloke's +READMEs](https://huggingface.co/TheBloke/KafkaLM-70B-German-V0.1-GGUF) for +more details, including on how to concatenate multi-part files. + +## Provided Quants + +(sorted by size, not necessarily quality. IQ-quants are often preferable over similar sized non-IQ quants) + +| Link | Type | Size/GB | Notes | +|:-----|:-----|--------:|:------| +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf) | Q2_K | 3.1 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf) | Q3_K_S | 3.6 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf) | Q3_K_M | 3.9 | lower quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf) | Q3_K_L | 4.2 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf) | IQ4_XS | 4.4 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf) | Q4_K_S | 4.6 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf) | Q4_K_M | 4.8 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf) | Q5_K_S | 5.4 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf) | Q5_K_M | 5.5 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf) | Q6_K | 6.4 | very good quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf) | Q8_0 | 8.2 | fast, best quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf) | f16 | 15.3 | 16 bpw, overkill | + +Here is a handy graph by ikawrakow comparing some lower-quality quant +types (lower is better): + +![image.png](https://www.nethype.de/huggingface_embed/quantpplgraph.png) + +And here are Artefact2's thoughts on the matter: +https://gist.github.com/Artefact2/b5f810600771265fc1e39442288e8ec9 + +## FAQ / Model Request + +See https://huggingface.co/mradermacher/model_requests for some answers to +questions you might have and/or if you want some other model quantized. + +## Thanks + +I thank my company, [nethype GmbH](https://www.nethype.de/), for letting +me use its servers and providing upgrades to my workstation to enable +this work in my free time. + + diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf new file mode 100644 index 0000000..3c581fd --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:f9075397c9d2547ff4daecca89446917ab7e38b7c6aba6cd3747d3edde5378d4 +size 4250299552 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf new file mode 100644 index 0000000..6ce5d35 --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:d075e348c6fefb167d495aab4a7d4538015e2a8417eb84fa25296b45b9d00d67 +size 3015941280 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf new file mode 100644 index 0000000..efae54b --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:54edccb060a62111364c9e4af1d22f79772ac796379dfaeeaf4bb9b64383fb2b +size 4088460448 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf new file mode 100644 index 0000000..3c2d3ce --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:41009c6cafddbeafa65fd6e714183909fc9ceeaf9217bcd591a477461e275640 +size 3808392352 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf new file mode 100644 index 0000000..bcc874d --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c43595ad57f15f33e6a69a11c6154a27cf14491b17854da673bf25538ed4818f +size 3492369568 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf new file mode 100644 index 0000000..0b266e9 --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:d48c9db42bc5ec3c549b690c75917f95cacc4b2d6bce2b2a200fbf4820562265 +size 4683074720 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf new file mode 100644 index 0000000..2f918d4 --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:b4b52d4a7f2f69069443f3b2b6066fb9e5442c177ac424e87360b0fa2bcec6b6 +size 4457770144 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf new file mode 100644 index 0000000..9a8ec3f --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:6444db2eac05eeec4f3a5fd0f1ea99bccdcbba9cb5cdfd1bd6df5d7339af3530 +size 5444832416 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf new file mode 100644 index 0000000..eb5afce --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:56cbedcc87fafaca35940bad8b11294342d8e2ffd16ff369d997f98d029001b7 +size 5315177632 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf new file mode 100644 index 0000000..cb55695 --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c8267ae83c5c6d05844f562f419e070a5639e8d07e54fd169942f10dd5f559e5 +size 6254199968 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf new file mode 100644 index 0000000..cd81654 --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:a726412e9de9f441779026bc012b30b9721a2a6de4d0cb32fe1c27cd32169a1f +size 8098526368 diff --git a/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf new file mode 100644 index 0000000..1253115 --- /dev/null +++ b/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:9018b008b9b354744163453a711d8527427e6de040862d441aa40d9b85da4442 +size 15237854368