mradermacher/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity

初始化项目，由ModelHub XC社区提供模型

Browse Source 
Model: mradermacher/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
This commit is contained in:
ModelHub XC
2026-05-09 00:17:13 +08:00
commit 63527ab1ab
14 changed files with 159 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf Normal file
View File

@@ -0,0 +1,3 @@
version https://git-lfs.github.com/spec/v1
oid sha256:4884fad72e578bee6733ca6045cfbaba42c6cf2e7e5895c684f1828222bf5078
size 6178315584