初始化项目，由ModelHub XC社区提供模型

Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF
Source: Original Platform

.gitattributes

@@ -0,0 +1,60 @@
+*.7z filter=lfs diff=lfs merge=lfs -text
+*.arrow filter=lfs diff=lfs merge=lfs -text
+*.bin filter=lfs diff=lfs merge=lfs -text
+*.bz2 filter=lfs diff=lfs merge=lfs -text
+*.ckpt filter=lfs diff=lfs merge=lfs -text
+*.ftz filter=lfs diff=lfs merge=lfs -text
+*.gz filter=lfs diff=lfs merge=lfs -text
+*.h5 filter=lfs diff=lfs merge=lfs -text
+*.joblib filter=lfs diff=lfs merge=lfs -text
+*.lfs.* filter=lfs diff=lfs merge=lfs -text
+*.mlmodel filter=lfs diff=lfs merge=lfs -text
+*.model filter=lfs diff=lfs merge=lfs -text
+*.msgpack filter=lfs diff=lfs merge=lfs -text
+*.npy filter=lfs diff=lfs merge=lfs -text
+*.npz filter=lfs diff=lfs merge=lfs -text
+*.onnx filter=lfs diff=lfs merge=lfs -text
+*.ot filter=lfs diff=lfs merge=lfs -text
+*.parquet filter=lfs diff=lfs merge=lfs -text
+*.pb filter=lfs diff=lfs merge=lfs -text
+*.pickle filter=lfs diff=lfs merge=lfs -text
+*.pkl filter=lfs diff=lfs merge=lfs -text
+*.pt filter=lfs diff=lfs merge=lfs -text
+*.pth filter=lfs diff=lfs merge=lfs -text
+*.rar filter=lfs diff=lfs merge=lfs -text
+*.safetensors filter=lfs diff=lfs merge=lfs -text
+saved_model/**/* filter=lfs diff=lfs merge=lfs -text
+*.tar.* filter=lfs diff=lfs merge=lfs -text
+*.tar filter=lfs diff=lfs merge=lfs -text
+*.tflite filter=lfs diff=lfs merge=lfs -text
+*.tgz filter=lfs diff=lfs merge=lfs -text
+*.wasm filter=lfs diff=lfs merge=lfs -text
+*.xz filter=lfs diff=lfs merge=lfs -text
+*.zip filter=lfs diff=lfs merge=lfs -text
+*.zst filter=lfs diff=lfs merge=lfs -text
+*tfevents* filter=lfs diff=lfs merge=lfs -text
+imatrix.dat filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q2_K.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_M.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_XXS.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ4_NL.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_M.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q6_K.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q2_K_S.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ1_M.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_XXS.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_XS.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_S.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ1_S.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_0.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_XS.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_1.gguf filter=lfs diff=lfs merge=lfs -text
+VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_S.gguf filter=lfs diff=lfs merge=lfs -text

README.md

@@ -0,0 +1,87 @@
+---
+base_model: Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb
+datasets:
+- Nellyw888/VeriReason-RTL-Coder_7b_reasoning_tb
+language:
+- en
+library_name: transformers
+mradermacher:
+  readme_rev: 1
+quantized_by: mradermacher
+tags:
+- verilog
+- reasoning
+- reinforcement-learning
+- rtl
+---
+## About
+
+<!-- ### quantize_version: 2 -->
+<!-- ### output_tensor_quantised: 1 -->
+<!-- ### convert_type: hf -->
+<!-- ### vocab_type:  -->
+<!-- ### tags: nicoboss -->
+weighted/imatrix quants of https://huggingface.co/Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb
+
+<!-- provided-files -->
+
+***For a convenient overview and download list, visit our [model page for this model](https://hf.tst.eu/model#VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF).***
+
+static quants are available at https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
+## Usage
+
+If you are unsure how to use GGUF files, refer to one of [TheBloke's
+READMEs](https://huggingface.co/TheBloke/KafkaLM-70B-German-V0.1-GGUF) for
+more details, including on how to concatenate multi-part files.
+
+## Provided Quants
+
+(sorted by size, not necessarily quality. IQ-quants are often preferable over similar sized non-IQ quants)
+
+| Link | Type | Size/GB | Notes |
+|:-----|:-----|--------:|:------|
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ1_S.gguf) | i1-IQ1_S | 2.0 | for the desperate |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ1_M.gguf) | i1-IQ1_M | 2.1 | mostly desperate |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_XXS.gguf) | i1-IQ2_XXS | 2.4 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_XS.gguf) | i1-IQ2_XS | 2.6 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_S.gguf) | i1-IQ2_S | 2.7 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_M.gguf) | i1-IQ2_M | 2.9 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q2_K_S.gguf) | i1-Q2_K_S | 2.9 | very low quality |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q2_K.gguf) | i1-Q2_K | 3.1 | IQ3_XXS probably better |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_XXS.gguf) | i1-IQ3_XXS | 3.2 | lower quality |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_XS.gguf) | i1-IQ3_XS | 3.4 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_S.gguf) | i1-Q3_K_S | 3.6 | IQ3_XS probably better |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_S.gguf) | i1-IQ3_S | 3.6 | beats Q3_K* |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_M.gguf) | i1-IQ3_M | 3.7 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_M.gguf) | i1-Q3_K_M | 3.9 | IQ3_S probably better |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_L.gguf) | i1-Q3_K_L | 4.2 | IQ3_M probably better |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ4_XS.gguf) | i1-IQ4_XS | 4.3 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ4_NL.gguf) | i1-IQ4_NL | 4.5 | prefer IQ4_XS |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_0.gguf) | i1-Q4_0 | 4.5 | fast, low quality |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_K_S.gguf) | i1-Q4_K_S | 4.6 | optimal size/speed/quality |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_K_M.gguf) | i1-Q4_K_M | 4.8 | fast, recommended |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_1.gguf) | i1-Q4_1 | 5.0 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q5_K_S.gguf) | i1-Q5_K_S | 5.4 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q5_K_M.gguf) | i1-Q5_K_M | 5.5 |  |
+| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF/resolve/main/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q6_K.gguf) | i1-Q6_K | 6.4 | practically like static Q6_K |
+
+Here is a handy graph by ikawrakow comparing some lower-quality quant
+types (lower is better):
+
+![image.png](https://www.nethype.de/huggingface_embed/quantpplgraph.png)
+
+And here are Artefact2's thoughts on the matter:
+https://gist.github.com/Artefact2/b5f810600771265fc1e39442288e8ec9
+
+## FAQ / Model Request
+
+See https://huggingface.co/mradermacher/model_requests for some answers to
+questions you might have and/or if you want some other model quantized.
+
+## Thanks
+
+I thank my company, [nethype GmbH](https://www.nethype.de/), for letting
+me use its servers and providing upgrades to my workstation to enable
+this work in my free time. Additional thanks to [@nicoboss](https://huggingface.co/nicoboss) for giving me access to his private supercomputer, enabling me to provide many more imatrix quants, at much higher quality, than I would otherwise be able to.
+
+<!-- end -->

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ1_M.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2cd63d1bede1d70744d624c400fc29a8634221f91cf8e4baf1368a5d75e6b457
+size 2042197408

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ1_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:a0f9d56570b5f080bf32922a872c26d179179b5eda8146b5dfa6a3b1c861cebb
+size 1903668640

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_M.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:e0d32bd312ed4883b5fd385e6cbd657b13464977ac5e9a41d0dea22b8718be7f
+size 2780343712

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:d1f585c87fa81131a47035da20b0f784e128693cf885724a35cb5c719638055f
+size 2595638688

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_XS.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:77d5feece93558c9689cee9f8201b50c875254b9dbad7380993c23676a504b80
+size 2469023136

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ2_XXS.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2d86548df36756cb5ad1103fa03257cfea5353dd2a1e33172a1f2c740334f26f
+size 2273078688

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_M.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:208e32a071cf581e6dc11c7c3492a6a55951aeb92e9ac0829c3d12f06c73a7e3
+size 3574013344

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c28ffa43274e3a63a99f23ff2057aaa0d8abca85cee6d363f03a501cd0c85e15
+size 3499193760

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_XS.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:2c50757f3802428983e0d1869fa82e8dd2aba730fea63000672d283a8684d18b
+size 3346257312

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ3_XXS.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:b4bd8dbfabf7a1de6ecf29bf636cf3ef099bd28dcf12ea67dfafdcfd47ac3d22
+size 3114515872

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ4_NL.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:b603b70cff2a919d4b0ae931d1f597ace679abaf2c2464f760816b34582643e7
+size 4437814688

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-IQ4_XS.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:f30e589102f9075432093facbad1b886c717cdb595199ea804aedd6b41d666e2
+size 4218473888

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q2_K.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:673015b10d83204cd8a514baee460f2159494a1a493eae253b689c88d10042c6
+size 3015941536

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q2_K_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:ccbbc10e16d095d0e321962f7ff09869ae0cccf84d9fafc4b36ee2d9adaeaf85
+size 2834075040

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_L.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:03549e5845e7e2ca49593207a4c8ef09bea7e82ef39298f60a12f745c722c208
+size 4088460704

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_M.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c8fc8c8b94d4fb71018d0e1582622b202f3a409a5ccdabd40f8c138243085339
+size 3808392608

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q3_K_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:8f0bfd19a25299fc08025cfb8b2baa82e779b5200296535624e94f88c3112eed
+size 3492369824

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_0.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:cb292480df2021e5cc1d808e43824dd2113ac89582d326859099400f8fd22c75
+size 4444122528

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_1.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:de74c0ebe2a8c9c154f671968342ae6d4c47f873d4e9d07528359b4a78c3589c
+size 4873285024

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_K_M.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:3aa3983522610f314c798ef1f9aa98099ba5e37a4382d9a69e5318c1ee97676c
+size 4683074976

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_K_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:50292070e2e6ff4751bd5e7fef24d3605b2a88ba4b368aafa1268f1f2e3e6de1
+size 4457770400

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q5_K_M.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:1e208129c9a3055cb937eac1c4920f170c2236729e7d75a4cd326b50d894d409
+size 5444832672

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q5_K_S.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c04d959e7d3e6fea3697067b986f134a5c9f156bf5e4666f327e7f48d4e97b24
+size 5315177888

VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q6_K.gguf

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:c1fa999f7cb9f915ea9a7fa11ea971fc9e165a83d46fc7f9772ceeb83abfb70b
+size 6254200224

imatrix.dat

@@ -0,0 +1,3 @@
+version https://git-lfs.github.com/spec/v1
+oid sha256:7f574fc10fc8e7aa136a3d9d92a3671f2df5421e156294be98f39ded244e541b
+size 4536665