mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity

初始化项目，由ModelHub XC社区提供模型

Browse Source 
Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF
Source: Original Platform
This commit is contained in:
ModelHub XC
2026-06-04 02:56:16 +08:00
commit f162fc6eca
27 changed files with 222 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
imatrix.dat Normal file
View File

@@ -0,0 +1,3 @@
version https://git-lfs.github.com/spec/v1
oid sha256:7f574fc10fc8e7aa136a3d9d92a3671f2df5421e156294be98f39ded244e541b
size 4536665