mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity
1 Commit 1 Branch 0 Tags
7e7dbfb898cc721da6dee56b59e7a9df5f423adf
Commit Graph

1 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
ModelHub XC
7e7dbfb898 初始化项目，由ModelHub XC社区提供模型 
Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
 2026-05-10 02:30:17 +08:00