mradermacher/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity
Files
63527ab1ab4f772b86114fc6e542961f384bdc4d
VeriReason-Qwen2.5-3b-RTLCo…/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf

4 lines
135 B
Plaintext
Raw Normal View History

初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF Source: Original Platform
2026-05-09 00:17:13 +08:00
version https://git-lfs.github.com/spec/v1
oid sha256:4884fad72e578bee6733ca6045cfbaba42c6cf2e7e5895c684f1828222bf5078
size 6178315584
Reference in New Issue Copy Permalink