Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B.IQ4_XS.gguf
ModelHub XC be74c331a4 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B-GGUF
Source: Original Platform
2026-05-26 02:47:15 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:ef32bb84c43d3d08baa4c1effd752a98d67bd046a62aa5f00f779e53887373b7
size 4250298848