mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity

初始化项目，由ModelHub XC社区提供模型

Browse Source 
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
Source: Original Platform
This commit is contained in:
ModelHub XC
2026-05-08 22:28:06 +08:00
commit 68091e816a
14 changed files with 152 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf Normal file
View File

@@ -0,0 +1,3 @@
version https://git-lfs.github.com/spec/v1
oid sha256:b124c3ced243be2e911c75d2b0000ad9e03c95bb3fd315ed72f13d169d2356e1
size 6254199232