commit 68091e816aebce00aeb1af7327e164ff56e8201c Author: ModelHub XC Date: Fri May 8 22:28:06 2026 +0800 初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF Source: Original Platform diff --git a/.gitattributes b/.gitattributes new file mode 100644 index 0000000..d25e11b --- /dev/null +++ b/.gitattributes @@ -0,0 +1,47 @@ +*.7z filter=lfs diff=lfs merge=lfs -text +*.arrow filter=lfs diff=lfs merge=lfs -text +*.bin filter=lfs diff=lfs merge=lfs -text +*.bz2 filter=lfs diff=lfs merge=lfs -text +*.ckpt filter=lfs diff=lfs merge=lfs -text +*.ftz filter=lfs diff=lfs merge=lfs -text +*.gz filter=lfs diff=lfs merge=lfs -text +*.h5 filter=lfs diff=lfs merge=lfs -text +*.joblib filter=lfs diff=lfs merge=lfs -text +*.lfs.* filter=lfs diff=lfs merge=lfs -text +*.mlmodel filter=lfs diff=lfs merge=lfs -text +*.model filter=lfs diff=lfs merge=lfs -text +*.msgpack filter=lfs diff=lfs merge=lfs -text +*.npy filter=lfs diff=lfs merge=lfs -text +*.npz filter=lfs diff=lfs merge=lfs -text +*.onnx filter=lfs diff=lfs merge=lfs -text +*.ot filter=lfs diff=lfs merge=lfs -text +*.parquet filter=lfs diff=lfs merge=lfs -text +*.pb filter=lfs diff=lfs merge=lfs -text +*.pickle filter=lfs diff=lfs merge=lfs -text +*.pkl filter=lfs diff=lfs merge=lfs -text +*.pt filter=lfs diff=lfs merge=lfs -text +*.pth filter=lfs diff=lfs merge=lfs -text +*.rar filter=lfs diff=lfs merge=lfs -text +*.safetensors filter=lfs diff=lfs merge=lfs -text +saved_model/**/* filter=lfs diff=lfs merge=lfs -text +*.tar.* filter=lfs diff=lfs merge=lfs -text +*.tar filter=lfs diff=lfs merge=lfs -text +*.tflite filter=lfs diff=lfs merge=lfs -text +*.tgz filter=lfs diff=lfs merge=lfs -text +*.wasm filter=lfs diff=lfs merge=lfs -text +*.xz filter=lfs diff=lfs merge=lfs -text +*.zip filter=lfs diff=lfs merge=lfs -text +*.zst filter=lfs diff=lfs merge=lfs -text +*tfevents* filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q2_K.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.f16.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q8_0.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Verilog-Reasoning-7B.IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.IQ4_XS.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.IQ4_XS.gguf new file mode 100644 index 0000000..11abce5 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.IQ4_XS.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:a5273c587a4208a53caacf9c7a4d8a9b986a4667559127ecd1cd9ca41f0dddd4 +size 4250298816 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q2_K.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q2_K.gguf new file mode 100644 index 0000000..f9d247d --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q2_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:a119859a5ba682bc3a33e954b3937470004988d1762f5b1df705cc0e8f88e00f +size 3015940544 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_L.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_L.gguf new file mode 100644 index 0000000..9c4dd90 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_L.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:e8c44fa2a350da24fcd491fc40bf00218644be44b8f873532d45704817c4a2de +size 4088459712 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_M.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_M.gguf new file mode 100644 index 0000000..ed8a1bb --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:81fc8ad47d69c9903eb1180245f42e37e0316576a4cf68709f433dd768b7193a +size 3808391616 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_S.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_S.gguf new file mode 100644 index 0000000..ad007b8 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:44667f91ad38418b1fa85d962d0b67f16c59b4d872c303037eed922ccd4e9d74 +size 3492368832 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_M.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_M.gguf new file mode 100644 index 0000000..89932ac --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:28dc3313093ea9b25c04bbf2d798f2a0adacec2f23b30fc5a7800a8776a71966 +size 4683073984 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_S.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_S.gguf new file mode 100644 index 0000000..e090a64 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:acad8ccca22dea6f5094f84a06dcbe564575673833eae5b5b959974832025992 +size 4457769408 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_M.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_M.gguf new file mode 100644 index 0000000..8fc88c8 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:81d068dcd4fe2d198e36d09fca55c070891c09261a04de523e87d675f4c31436 +size 5444831680 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_S.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_S.gguf new file mode 100644 index 0000000..f4a5ffb --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:22ef4fb069a0993fb204e01b2b745a3bda6046870f8fa314df03bb90ae2aa825 +size 5315176896 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf new file mode 100644 index 0000000..bc27d5c --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:b124c3ced243be2e911c75d2b0000ad9e03c95bb3fd315ed72f13d169d2356e1 +size 6254199232 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q8_0.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q8_0.gguf new file mode 100644 index 0000000..d3bc763 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q8_0.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:18075dc3da9d3b4db9d11c0916b7b7ce606414bb0e74dd28538313dbc44a4f76 +size 8098525632 diff --git a/Qwen-2.5-Instruct-Verilog-Reasoning-7B.f16.gguf b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.f16.gguf new file mode 100644 index 0000000..1baf737 --- /dev/null +++ b/Qwen-2.5-Instruct-Verilog-Reasoning-7B.f16.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:1dce8bac8a1e2eac6b8a889ce0ba90f00f46870950b09b967e06b3b44cf46be5 +size 15237853632 diff --git a/README.md b/README.md new file mode 100644 index 0000000..f80307d --- /dev/null +++ b/README.md @@ -0,0 +1,69 @@ +--- +base_model: nyu-dice-lab/Qwen-2.5-Instruct-Verilog-Reasoning-7B +language: +- en +library_name: transformers +mradermacher: + readme_rev: 1 +quantized_by: mradermacher +tags: [] +--- +## About + + + + + + +static quants of https://huggingface.co/nyu-dice-lab/Qwen-2.5-Instruct-Verilog-Reasoning-7B + + + +***For a convenient overview and download list, visit our [model page for this model](https://hf.tst.eu/model#Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF).*** + +weighted/imatrix quants seem not to be available (by me) at this time. If they do not show up a week or so after the static ones, I have probably not planned for them. Feel free to request them by opening a Community Discussion. +## Usage + +If you are unsure how to use GGUF files, refer to one of [TheBloke's +READMEs](https://huggingface.co/TheBloke/KafkaLM-70B-German-V0.1-GGUF) for +more details, including on how to concatenate multi-part files. + +## Provided Quants + +(sorted by size, not necessarily quality. IQ-quants are often preferable over similar sized non-IQ quants) + +| Link | Type | Size/GB | Notes | +|:-----|:-----|--------:|:------| +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q2_K.gguf) | Q2_K | 3.1 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_S.gguf) | Q3_K_S | 3.6 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_M.gguf) | Q3_K_M | 3.9 | lower quality | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q3_K_L.gguf) | Q3_K_L | 4.2 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.IQ4_XS.gguf) | IQ4_XS | 4.4 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_S.gguf) | Q4_K_S | 4.6 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_M.gguf) | Q4_K_M | 4.8 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_S.gguf) | Q5_K_S | 5.4 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_M.gguf) | Q5_K_M | 5.5 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf) | Q6_K | 6.4 | very good quality | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q8_0.gguf) | Q8_0 | 8.2 | fast, best quality | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Verilog-Reasoning-7B.f16.gguf) | f16 | 15.3 | 16 bpw, overkill | + +Here is a handy graph by ikawrakow comparing some lower-quality quant +types (lower is better): + +![image.png](https://www.nethype.de/huggingface_embed/quantpplgraph.png) + +And here are Artefact2's thoughts on the matter: +https://gist.github.com/Artefact2/b5f810600771265fc1e39442288e8ec9 + +## FAQ / Model Request + +See https://huggingface.co/mradermacher/model_requests for some answers to +questions you might have and/or if you want some other model quantized. + +## Thanks + +I thank my company, [nethype GmbH](https://www.nethype.de/), for letting +me use its servers and providing upgrades to my workstation to enable +this work in my free time. + +