mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity
Files
105fcecd3d20079015d2089ee0b7f87f82b1ba99
Qwen-2.5-Instruct-Unverifie…/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf

4 lines
136 B
Plaintext
Raw Normal View History

初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF Source: Original Platform
2026-05-26 04:21:16 +08:00
version https://git-lfs.github.com/spec/v1
oid sha256:704f29c7aa373d7219889dc0212df3b23423241861c2e59d211bdfcec9aee0f4
size 15237853664
Reference in New Issue Copy Permalink