dylanyunlong/project_6

Go to file

dylanyunlon 094c710efa feat(muh): add bench_bi100.py — CCCL BruteForceSeeker for BI-V100

Translates NVIDIA CCCL benchmark infrastructure to Iluvatar hardware:
- Extracts ALL %RANGE% parameter spaces from 95 CUB benchmark .cu files
- SMEM constraint pruning: eliminates 25-63% of invalid combos
- 6 hot-path algorithms with validated space sizes:
  reduce=1044 scan=5.4M(pruned) topk=1698 transform=25920 for=566
- CCCL-compatible output format
- --prune-only works without GPU
- --update-schema writes best results back to muh/schema/*.yaml
- --smem-limit flag for 32KB vs 48KB investigation

2026-08-03 10:24:37 +00:00

[INFRA] Import NVIDIA/CCCL upstream as optimization reference library

2026-07-30 09:35:51 +00:00

docs: CCCL → Triton methodology transfer — parameter search translation table

2026-08-03 04:37:23 +00:00

feat(muh): add bench_bi100.py — CCCL BruteForceSeeker for BI-V100

2026-08-03 10:24:37 +00:00

fix: critical config + tuning corrections from CCCL source analysis

2026-08-03 06:45:54 +00:00

qwen3_6_scripts

feat: CCCL-derived 3-tier decode dispatch + SM=16 prefill tuning + multi-step scheduling

2026-08-03 08:28:38 +00:00

[DEPLOY] Complete submission: baseline + all optimizations

2026-07-30 16:06:20 +00:00

feat: add qwen3_5.py vllm adapter for Qwen3.6-35B-A3B

2026-08-01 13:54:33 +00:00

__init__.py

[DEPLOY] Complete submission: baseline + all optimizations

2026-07-30 16:06:20 +00:00

.gitignore

[DEPLOY] Complete submission: baseline + all optimizations

2026-07-30 16:06:20 +00:00

attention.py

[DEPLOY] Complete submission: baseline + all optimizations

2026-07-30 16:06:20 +00:00

baseline.muh

[MUH] Fix three-layer disconnect — C++ headers are now the single source of truth

2026-07-30 14:12:33 +00:00

CCCL_INTEGRATION_STATUS.md

docs: CCCL integration status — 462 assets inventory, 8/8 decode hot path coverage, no-clone-more verdict

2026-08-03 03:50:24 +00:00

chat_dataset_v0.json

[DEPLOY] Complete submission: baseline + all optimizations

2026-07-30 16:06:20 +00:00

computility-run.yaml

feat: CCCL-derived 3-tier decode dispatch + SM=16 prefill tuning + multi-step scheduling

2026-08-03 08:28:38 +00:00

Dockerfile

feat: deploy CCCL-tuned prefix_prefill + muh_dispatch + fix SM=16 count

2026-08-03 08:30:16 +00:00

ENGINEX_INJECTION_MAP.md

docs: EngineX vllm injection map — Python not C++, Triton not CUDA, 32KB SMEM claim

2026-08-03 03:59:49 +00:00

enginex-vllm-bi100-qwen36-main.zip

update baseline

2026-07-30 15:19:37 +00:00

launch_service

sync: align with enginex-vllm-bi100-qwen36 baseline (1902c81f)

2026-07-31 09:43:58 +00:00

muh_dispatch.py

feat: deploy CCCL-tuned prefix_prefill + muh_dispatch + fix SM=16 count

2026-08-03 08:30:16 +00:00

muh_kernel_map.py

fix(hardware): SM count 50→16 confirmed on Phanthy Cloud BI-V100

2026-08-01 13:39:28 +00:00

MUH_PROJECT_CHECKPOINT.md

[MUH] Fix 7 structural discrepancies vs CCCL — read source, not grep

2026-07-30 14:37:38 +00:00

paged_attention_v2_pytorch.py

[FIX] V2 shape mismatch bug — v_padded used num_heads for kv_h tensor

2026-07-31 03:52:23 +00:00

paged_attention_v2_triton.py

[ARCH] CCCL-derived paged attention kernel architecture + Triton rewrite

2026-07-31 04:13:07 +00:00

paged_attn.py

sync: align with enginex-vllm-bi100-qwen36 baseline (1902c81f)

2026-07-31 09:43:58 +00:00

prefix_prefill.py

feat: CCCL-derived 3-tier decode dispatch + SM=16 prefill tuning + multi-step scheduling

2026-08-03 08:28:38 +00:00

README.md

Initial commit

2026-07-30 17:03:23 +08:00

README.md

project_6

Languages

C++ 41.8%

Cuda 31.6%

Python 22.2%

C 2.1%

CMake 1.1%

Other 1.1%