Files
ModelHub XC f162fc6eca 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF
Source: Original Platform
2026-06-04 02:56:16 +08:00

4 lines
132 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:7f574fc10fc8e7aa136a3d9d92a3671f2df5421e156294be98f39ded244e541b
size 4536665