Files
VeriReason-Qwen2.5-7b-RTLCo…/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb.i1-Q4_1.gguf
ModelHub XC f162fc6eca 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb-i1-GGUF
Source: Original Platform
2026-06-04 02:56:16 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:de74c0ebe2a8c9c154f671968342ae6d4c47f873d4e9d07528359b4a78c3589c
size 4873285024