Files
VeriReason-Qwen2.5-3b-RTLCo…/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf
ModelHub XC 63527ab1ab 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
2026-05-09 00:17:13 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:e57791fb91059ab73352d28feb350d26b4cc2b3b0bc197de855f194f8b1c425d
size 3285474624