commit e201ef6248546f00de446392c25e5781b14cc622 Author: ModelHub XC Date: Sat Apr 25 05:56:02 2026 +0800 初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF Source: Original Platform diff --git a/.gitattributes b/.gitattributes new file mode 100644 index 0000000..f28f529 --- /dev/null +++ b/.gitattributes @@ -0,0 +1,47 @@ +*.7z filter=lfs diff=lfs merge=lfs -text +*.arrow filter=lfs diff=lfs merge=lfs -text +*.bin filter=lfs diff=lfs merge=lfs -text +*.bz2 filter=lfs diff=lfs merge=lfs -text +*.ckpt filter=lfs diff=lfs merge=lfs -text +*.ftz filter=lfs diff=lfs merge=lfs -text +*.gz filter=lfs diff=lfs merge=lfs -text +*.h5 filter=lfs diff=lfs merge=lfs -text +*.joblib filter=lfs diff=lfs merge=lfs -text +*.lfs.* filter=lfs diff=lfs merge=lfs -text +*.mlmodel filter=lfs diff=lfs merge=lfs -text +*.model filter=lfs diff=lfs merge=lfs -text +*.msgpack filter=lfs diff=lfs merge=lfs -text +*.npy filter=lfs diff=lfs merge=lfs -text +*.npz filter=lfs diff=lfs merge=lfs -text +*.onnx filter=lfs diff=lfs merge=lfs -text +*.ot filter=lfs diff=lfs merge=lfs -text +*.parquet filter=lfs diff=lfs merge=lfs -text +*.pb filter=lfs diff=lfs merge=lfs -text +*.pickle filter=lfs diff=lfs merge=lfs -text +*.pkl filter=lfs diff=lfs merge=lfs -text +*.pt filter=lfs diff=lfs merge=lfs -text +*.pth filter=lfs diff=lfs merge=lfs -text +*.rar filter=lfs diff=lfs merge=lfs -text +*.safetensors filter=lfs diff=lfs merge=lfs -text +saved_model/**/* filter=lfs diff=lfs merge=lfs -text +*.tar.* filter=lfs diff=lfs merge=lfs -text +*.tar filter=lfs diff=lfs merge=lfs -text +*.tflite filter=lfs diff=lfs merge=lfs -text +*.tgz filter=lfs diff=lfs merge=lfs -text +*.wasm filter=lfs diff=lfs merge=lfs -text +*.xz filter=lfs diff=lfs merge=lfs -text +*.zip filter=lfs diff=lfs merge=lfs -text +*.zst filter=lfs diff=lfs merge=lfs -text +*tfevents* filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q2_K.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q6_K.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q8_0.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.f16.gguf filter=lfs diff=lfs merge=lfs -text diff --git a/README.md b/README.md new file mode 100644 index 0000000..05013b5 --- /dev/null +++ b/README.md @@ -0,0 +1,76 @@ +--- +base_model: Nellyw888/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb +datasets: +- Nellyw888/RTL-Coder_7b_reasoning_tb +- Nellyw888/RTL-Coder_7b_reasoning_tb_simple +language: +- en +library_name: transformers +mradermacher: + readme_rev: 1 +quantized_by: mradermacher +tags: +- verilog +- reasoning +- reinforcement-learning +- rtl +--- +## About + + + + + + +static quants of https://huggingface.co/Nellyw888/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb + + + +***For a convenient overview and download list, visit our [model page for this model](https://hf.tst.eu/model#VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF).*** + +weighted/imatrix quants seem not to be available (by me) at this time. If they do not show up a week or so after the static ones, I have probably not planned for them. Feel free to request them by opening a Community Discussion. +## Usage + +If you are unsure how to use GGUF files, refer to one of [TheBloke's +READMEs](https://huggingface.co/TheBloke/KafkaLM-70B-German-V0.1-GGUF) for +more details, including on how to concatenate multi-part files. + +## Provided Quants + +(sorted by size, not necessarily quality. IQ-quants are often preferable over similar sized non-IQ quants) + +| Link | Type | Size/GB | Notes | +|:-----|:-----|--------:|:------| +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q2_K.gguf) | Q2_K | 1.4 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_S.gguf) | Q3_K_S | 1.6 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_M.gguf) | Q3_K_M | 1.7 | lower quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_L.gguf) | Q3_K_L | 1.8 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.IQ4_XS.gguf) | IQ4_XS | 1.9 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_S.gguf) | Q4_K_S | 1.9 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_M.gguf) | Q4_K_M | 2.0 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_S.gguf) | Q5_K_S | 2.3 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_M.gguf) | Q5_K_M | 2.3 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q6_K.gguf) | Q6_K | 2.6 | very good quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q8_0.gguf) | Q8_0 | 3.4 | fast, best quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.f16.gguf) | f16 | 6.3 | 16 bpw, overkill | + +Here is a handy graph by ikawrakow comparing some lower-quality quant +types (lower is better): + +![image.png](https://www.nethype.de/huggingface_embed/quantpplgraph.png) + +And here are Artefact2's thoughts on the matter: +https://gist.github.com/Artefact2/b5f810600771265fc1e39442288e8ec9 + +## FAQ / Model Request + +See https://huggingface.co/mradermacher/model_requests for some answers to +questions you might have and/or if you want some other model quantized. + +## Thanks + +I thank my company, [nethype GmbH](https://www.nethype.de/), for letting +me use its servers and providing upgrades to my workstation to enable +this work in my free time. + + diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.IQ4_XS.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.IQ4_XS.gguf new file mode 100644 index 0000000..c3d6d1d --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.IQ4_XS.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:cf0ca267dcff8bcaf08acf3edf0af2671c405f1febbec253629228f969a61567 +size 1753183520 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q2_K.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q2_K.gguf new file mode 100644 index 0000000..b832444 --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q2_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:67506eec4801e85973a5bc10b9c04fc5a904db57a75413aa5d4459e2a850adfe +size 1274754336 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_L.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_L.gguf new file mode 100644 index 0000000..85cdee4 --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_L.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:16e34cabec9055825f77da6565e7783ddd092f18285ebd4c05512ba9c8f1597f +size 1707390240 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_M.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_M.gguf new file mode 100644 index 0000000..1c6a99d --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:49b5f5b0dcc63007e5be8737ca2cc54c5e1ac38868bc7e10bcfb3f30d559df0e +size 1590474016 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_S.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_S.gguf new file mode 100644 index 0000000..36274e2 --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q3_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:081f0376ada8b4b6dbc6f489182de4acf89e87c64b99602bb4c0cd924788aae2 +size 1454355744 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_M.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_M.gguf new file mode 100644 index 0000000..9e138cd --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:4d47efa3f1795a7b2a228bee93665e9f92b0534f3ce49398eac3eb361d295296 +size 1929901344 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_S.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_S.gguf new file mode 100644 index 0000000..4ad121c --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q4_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:f7cf5b699de5f2727698da2251ba4d1d2cf1988647acfee129f1e6d1355fa76e +size 1834382624 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_M.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_M.gguf new file mode 100644 index 0000000..be8379a --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:fe62de7a7bf037990b940dd8adaf9643b003335ca870837156116f85537b2007 +size 2224813344 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_S.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_S.gguf new file mode 100644 index 0000000..6444321 --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q5_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:31212a883eb5411ec18e71eabc2e9cab1cfc8adcde078a32a32ceb4854baf3b3 +size 2169664800 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q6_K.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q6_K.gguf new file mode 100644 index 0000000..ca9ecb6 --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q6_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:51181fe7846c9c8f9151d33be9b0824c9e8e6c152879b04fb34c71bcbba83f05 +size 2538157344 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q8_0.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q8_0.gguf new file mode 100644 index 0000000..a978b2d --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.Q8_0.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:09c765c3f637c42acdd15993e95f49c84b70592cc9c8c5c29a0fe13f93938eb6 +size 3285474592 diff --git a/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.f16.gguf b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.f16.gguf new file mode 100644 index 0000000..b26c2f8 --- /dev/null +++ b/VeriReason-Qwen2.5-3B-Verilog-RTL-GRPO-reasoning-tb.f16.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:bf352e88fcf911825f4579d29a876ecfd7bc82704ff3d5d42d9e8822247ebd3c +size 6178315552