Files
VeriReason-Qwen2.5-1.5b-RTL…/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf
ModelHub XC 2037ebb06d 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
2026-06-10 10:47:16 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:eeda2e6802e4169a359f25cf5a009df9d7d4b01df2043c175e95e1b43acafc6b
size 3093670336