Files
VeriReason-Qwen2.5-1.5b-RTL…/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf
ModelHub XC 2037ebb06d 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
2026-06-10 10:47:16 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:fa04dd841832e79d9954c07a203eacc40a89b7780315968860b5cb08a66be3a5
size 1646574016