Files
VeriReason-Qwen2.5-1.5b-RTL…/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf
ModelHub XC 2037ebb06d 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
2026-06-10 10:47:16 +08:00

4 lines
134 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:abc2eb5d80848c77d3a4084cd9fc688c19c0741110487139f70c5b3953031511
size 940313536