Files
VeriReason-Qwen2.5-1.5b-RTL…/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf
ModelHub XC 2037ebb06d 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF
Source: Original Platform
2026-06-10 10:47:16 +08:00

4 lines
134 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:db80017f4e53e29e760e1e05312be7971a18472d0682f9530e1ee4701a06dd99
size 902183872