From 2037ebb06d4f1e7d22c3f76f569832b534fa25f9 Mon Sep 17 00:00:00 2001 From: ModelHub XC Date: Wed, 10 Jun 2026 10:47:16 +0800 Subject: [PATCH] =?UTF-8?q?=E5=88=9D=E5=A7=8B=E5=8C=96=E9=A1=B9=E7=9B=AE?= =?UTF-8?q?=EF=BC=8C=E7=94=B1ModelHub=20XC=E7=A4=BE=E5=8C=BA=E6=8F=90?= =?UTF-8?q?=E4=BE=9B=E6=A8=A1=E5=9E=8B?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Model: mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF Source: Original Platform --- .gitattributes | 47 ++++++++++++ README.md | 76 +++++++++++++++++++ ...oder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf | 3 + ...LCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf | 3 + ...oder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf | 3 + ...LCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf | 3 + ...LCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf | 3 + ...TLCoder-Verilog-GRPO-reasoning-tb.f16.gguf | 3 + 14 files changed, 159 insertions(+) create mode 100644 .gitattributes create mode 100644 README.md create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf create mode 100644 VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf diff --git a/.gitattributes b/.gitattributes new file mode 100644 index 0000000..c3e9ce7 --- /dev/null +++ b/.gitattributes @@ -0,0 +1,47 @@ +*.7z filter=lfs diff=lfs merge=lfs -text +*.arrow filter=lfs diff=lfs merge=lfs -text +*.bin filter=lfs diff=lfs merge=lfs -text +*.bz2 filter=lfs diff=lfs merge=lfs -text +*.ckpt filter=lfs diff=lfs merge=lfs -text +*.ftz filter=lfs diff=lfs merge=lfs -text +*.gz filter=lfs diff=lfs merge=lfs -text +*.h5 filter=lfs diff=lfs merge=lfs -text +*.joblib filter=lfs diff=lfs merge=lfs -text +*.lfs.* filter=lfs diff=lfs merge=lfs -text +*.mlmodel filter=lfs diff=lfs merge=lfs -text +*.model filter=lfs diff=lfs merge=lfs -text +*.msgpack filter=lfs diff=lfs merge=lfs -text +*.npy filter=lfs diff=lfs merge=lfs -text +*.npz filter=lfs diff=lfs merge=lfs -text +*.onnx filter=lfs diff=lfs merge=lfs -text +*.ot filter=lfs diff=lfs merge=lfs -text +*.parquet filter=lfs diff=lfs merge=lfs -text +*.pb filter=lfs diff=lfs merge=lfs -text +*.pickle filter=lfs diff=lfs merge=lfs -text +*.pkl filter=lfs diff=lfs merge=lfs -text +*.pt filter=lfs diff=lfs merge=lfs -text +*.pth filter=lfs diff=lfs merge=lfs -text +*.rar filter=lfs diff=lfs merge=lfs -text +*.safetensors filter=lfs diff=lfs merge=lfs -text +saved_model/**/* filter=lfs diff=lfs merge=lfs -text +*.tar.* filter=lfs diff=lfs merge=lfs -text +*.tar filter=lfs diff=lfs merge=lfs -text +*.tflite filter=lfs diff=lfs merge=lfs -text +*.tgz filter=lfs diff=lfs merge=lfs -text +*.wasm filter=lfs diff=lfs merge=lfs -text +*.xz filter=lfs diff=lfs merge=lfs -text +*.zip filter=lfs diff=lfs merge=lfs -text +*.zst filter=lfs diff=lfs merge=lfs -text +*tfevents* filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf filter=lfs diff=lfs merge=lfs -text +VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf filter=lfs diff=lfs merge=lfs -text diff --git a/README.md b/README.md new file mode 100644 index 0000000..53344bc --- /dev/null +++ b/README.md @@ -0,0 +1,76 @@ +--- +base_model: Nellyw888/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb +datasets: +- Nellyw888/RTL-Coder_7b_reasoning_tb_simple +- Nellyw888/RTL-Coder_small +language: +- en +library_name: transformers +mradermacher: + readme_rev: 1 +quantized_by: mradermacher +tags: +- verilog +- reasoning +- reinforcement-learning +- rtl +--- +## About + + + + + + +static quants of https://huggingface.co/Nellyw888/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb + + + +***For a convenient overview and download list, visit our [model page for this model](https://hf.tst.eu/model#VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF).*** + +weighted/imatrix quants seem not to be available (by me) at this time. If they do not show up a week or so after the static ones, I have probably not planned for them. Feel free to request them by opening a Community Discussion. +## Usage + +If you are unsure how to use GGUF files, refer to one of [TheBloke's +READMEs](https://huggingface.co/TheBloke/KafkaLM-70B-German-V0.1-GGUF) for +more details, including on how to concatenate multi-part files. + +## Provided Quants + +(sorted by size, not necessarily quality. IQ-quants are often preferable over similar sized non-IQ quants) + +| Link | Type | Size/GB | Notes | +|:-----|:-----|--------:|:------| +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf) | Q2_K | 0.8 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf) | Q3_K_S | 0.9 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf) | Q3_K_M | 0.9 | lower quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf) | Q3_K_L | 1.0 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf) | IQ4_XS | 1.0 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf) | Q4_K_S | 1.0 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf) | Q4_K_M | 1.1 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf) | Q5_K_S | 1.2 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf) | Q5_K_M | 1.2 | | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf) | Q6_K | 1.4 | very good quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf) | Q8_0 | 1.7 | fast, best quality | +| [GGUF](https://huggingface.co/mradermacher/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb-GGUF/resolve/main/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf) | f16 | 3.2 | 16 bpw, overkill | + +Here is a handy graph by ikawrakow comparing some lower-quality quant +types (lower is better): + +![image.png](https://www.nethype.de/huggingface_embed/quantpplgraph.png) + +And here are Artefact2's thoughts on the matter: +https://gist.github.com/Artefact2/b5f810600771265fc1e39442288e8ec9 + +## FAQ / Model Request + +See https://huggingface.co/mradermacher/model_requests for some answers to +questions you might have and/or if you want some other model quantized. + +## Thanks + +I thank my company, [nethype GmbH](https://www.nethype.de/), for letting +me use its servers and providing upgrades to my workstation to enable +this work in my free time. + + diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf new file mode 100644 index 0000000..5ecbf07 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.IQ4_XS.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:db80017f4e53e29e760e1e05312be7971a18472d0682f9530e1ee4701a06dd99 +size 902183872 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf new file mode 100644 index 0000000..fbd2dfb --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q2_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:ed6cad34dff841dac4ac2543a410e345a5147442069ac4410f01afd2e4a48e8a +size 676305856 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf new file mode 100644 index 0000000..08d10c5 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_L.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:90788cc02564408742d8748b4a99bfccbd7565641b697a2beb24a8fd3de05cc6 +size 880163776 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf new file mode 100644 index 0000000..8c30395 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:eba9e468cc37094d82d08b6925e4e3ef9bca3fd476873b76f43f7ed05d2220dc +size 824179648 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf new file mode 100644 index 0000000..7932146 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q3_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:881985ff3387b6ed1a938fefeb377e8c51efa0c87f19bb82144b7e7ce0e53484 +size 760945600 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf new file mode 100644 index 0000000..dc798a5 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:014de6bcc5b80a2635e3cadf366ea64a4bc1601e9746d924529fc0cad1c63e49 +size 986049472 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf new file mode 100644 index 0000000..1554148 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q4_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:abc2eb5d80848c77d3a4084cd9fc688c19c0741110487139f70c5b3953031511 +size 940313536 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf new file mode 100644 index 0000000..db2a67b --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:9ca1df007ce8ec16046f3ad28db339472c566093b449466eed79b72046bf2350 +size 1125051328 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf new file mode 100644 index 0000000..4f78e6d --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q5_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:2fa03c03a65333c366ce5dff2c6f4837f52ab77cee41cf5aa91a53ff71a8fb70 +size 1098730432 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf new file mode 100644 index 0000000..07dec1a --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q6_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:1e3156818cd6eed288313936269d9c10dca2b111a430d9ca7159ede021d34c9c +size 1272740800 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf new file mode 100644 index 0000000..db9da25 --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.Q8_0.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:fa04dd841832e79d9954c07a203eacc40a89b7780315968860b5cb08a66be3a5 +size 1646574016 diff --git a/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf new file mode 100644 index 0000000..a2121fe --- /dev/null +++ b/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb.f16.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:eeda2e6802e4169a359f25cf5a009df9d7d4b01df2043c175e95e1b43acafc6b +size 3093670336