Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B.Q5_K_S.gguf
ModelHub XC be74c331a4 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B-GGUF
Source: Original Platform
2026-05-26 02:47:15 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:5fda457db12b4adc419da2fbdccb754bf80e19041fbea3838a117111d6ef72f1
size 5315176928