Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B.Q4_K_S.gguf
ModelHub XC be74c331a4 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B-GGUF
Source: Original Platform
2026-05-26 02:47:15 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:84470f066d46a1f495fbe666f51ffe8f21b2b3bb9fb580215b9c498971f110bd
size 4457769440