mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity
Files
be74c331a4fcff37c3298cbf64620cb1f4c18dc2
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B.f16.gguf

4 lines
136 B
Plaintext
Raw Normal View History

初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-v2-7B-GGUF Source: Original Platform
2026-05-26 02:47:15 +08:00
version https://git-lfs.github.com/spec/v1
oid sha256:b163b12e34a80b87238e16377f65b8cdeba329b53db25edd067f9f4817d36041
size 15237853664
Reference in New Issue Copy Permalink