Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q5_K_S.gguf
ModelHub XC 68091e816a 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
Source: Original Platform
2026-05-08 22:28:06 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:22ef4fb069a0993fb204e01b2b745a3bda6046870f8fa314df03bb90ae2aa825
size 5315176896