Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q4_K_M.gguf
ModelHub XC 68091e816a 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
Source: Original Platform
2026-05-08 22:28:06 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:28dc3313093ea9b25c04bbf2d798f2a0adacec2f23b30fc5a7800a8776a71966
size 4683073984