Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q6_K.gguf
ModelHub XC 68091e816a 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
Source: Original Platform
2026-05-08 22:28:06 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:b124c3ced243be2e911c75d2b0000ad9e03c95bb3fd315ed72f13d169d2356e1
size 6254199232