Files
Qwen-2.5-Instruct-Verilog-R…/Qwen-2.5-Instruct-Verilog-Reasoning-7B.Q2_K.gguf
ModelHub XC 68091e816a 初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
Source: Original Platform
2026-05-08 22:28:06 +08:00

4 lines
135 B
Plaintext

version https://git-lfs.github.com/spec/v1
oid sha256:a119859a5ba682bc3a33e954b3937470004988d1762f5b1df705cc0e8f88e00f
size 3015940544