mradermacher/Qwen-2.5-Instruct-Verilog-Reasoning-7B-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity

Commit Graph

  • 68091e816a 初始化项目，由ModelHub XC社区提供模型 main ModelHub XC 2026-05-08 22:28:06 +08:00