初始化项目,由ModelHub XC社区提供模型
Model: mradermacher/Qwen-2.5-Instruct-Verilog-7B-GGUF Source: Original Platform
This commit is contained in:
3
Qwen-2.5-Instruct-Verilog-7B.f16.gguf
Normal file
3
Qwen-2.5-Instruct-Verilog-7B.f16.gguf
Normal file
@@ -0,0 +1,3 @@
|
||||
version https://git-lfs.github.com/spec/v1
|
||||
oid sha256:a17898fd786ee92e714b4337d776949d75a47e02bfa77575e7946a5d2caa72ce
|
||||
size 15237853568
|
||||
Reference in New Issue
Block a user