From 105fcecd3d20079015d2089ee0b7f87f82b1ba99 Mon Sep 17 00:00:00 2001 From: ModelHub XC Date: Tue, 26 May 2026 04:21:16 +0800 Subject: [PATCH] =?UTF-8?q?=E5=88=9D=E5=A7=8B=E5=8C=96=E9=A1=B9=E7=9B=AE?= =?UTF-8?q?=EF=BC=8C=E7=94=B1ModelHub=20XC=E7=A4=BE=E5=8C=BA=E6=8F=90?= =?UTF-8?q?=E4=BE=9B=E6=A8=A1=E5=9E=8B?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Model: mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF Source: Original Platform --- .gitattributes | 47 +++++++++++++ ...rified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf | 3 + ...verified-Verilog-Reasoning-GT-7B.Q2_K.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf | 3 + ...rified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf | 3 + ...verified-Verilog-Reasoning-GT-7B.Q6_K.gguf | 3 + ...verified-Verilog-Reasoning-GT-7B.Q8_0.gguf | 3 + ...nverified-Verilog-Reasoning-GT-7B.f16.gguf | 3 + README.md | 69 +++++++++++++++++++ 14 files changed, 152 insertions(+) create mode 100644 .gitattributes create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q2_K.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q6_K.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q8_0.gguf create mode 100644 Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf create mode 100644 README.md diff --git a/.gitattributes b/.gitattributes new file mode 100644 index 0000000..382c067 --- /dev/null +++ b/.gitattributes @@ -0,0 +1,47 @@ +*.7z filter=lfs diff=lfs merge=lfs -text +*.arrow filter=lfs diff=lfs merge=lfs -text +*.bin filter=lfs diff=lfs merge=lfs -text +*.bz2 filter=lfs diff=lfs merge=lfs -text +*.ckpt filter=lfs diff=lfs merge=lfs -text +*.ftz filter=lfs diff=lfs merge=lfs -text +*.gz filter=lfs diff=lfs merge=lfs -text +*.h5 filter=lfs diff=lfs merge=lfs -text +*.joblib filter=lfs diff=lfs merge=lfs -text +*.lfs.* filter=lfs diff=lfs merge=lfs -text +*.mlmodel filter=lfs diff=lfs merge=lfs -text +*.model filter=lfs diff=lfs merge=lfs -text +*.msgpack filter=lfs diff=lfs merge=lfs -text +*.npy filter=lfs diff=lfs merge=lfs -text +*.npz filter=lfs diff=lfs merge=lfs -text +*.onnx filter=lfs diff=lfs merge=lfs -text +*.ot filter=lfs diff=lfs merge=lfs -text +*.parquet filter=lfs diff=lfs merge=lfs -text +*.pb filter=lfs diff=lfs merge=lfs -text +*.pickle filter=lfs diff=lfs merge=lfs -text +*.pkl filter=lfs diff=lfs merge=lfs -text +*.pt filter=lfs diff=lfs merge=lfs -text +*.pth filter=lfs diff=lfs merge=lfs -text +*.rar filter=lfs diff=lfs merge=lfs -text +*.safetensors filter=lfs diff=lfs merge=lfs -text +saved_model/**/* filter=lfs diff=lfs merge=lfs -text +*.tar.* filter=lfs diff=lfs merge=lfs -text +*.tar filter=lfs diff=lfs merge=lfs -text +*.tflite filter=lfs diff=lfs merge=lfs -text +*.tgz filter=lfs diff=lfs merge=lfs -text +*.wasm filter=lfs diff=lfs merge=lfs -text +*.xz filter=lfs diff=lfs merge=lfs -text +*.zip filter=lfs diff=lfs merge=lfs -text +*.zst filter=lfs diff=lfs merge=lfs -text +*tfevents* filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q2_K.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q8_0.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q6_K.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf filter=lfs diff=lfs merge=lfs -text +Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf filter=lfs diff=lfs merge=lfs -text diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf new file mode 100644 index 0000000..cedfa78 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:4b80630dad5481d1508ad1f43b1b6b3e46fbf697022d924570b67a010c24bde0 +size 4250298848 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q2_K.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q2_K.gguf new file mode 100644 index 0000000..34dc191 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q2_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:8ed9e2cd09468e63c030c0f99a8078eefdba46eee2edfc0c994d6456d83ad321 +size 3015940576 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf new file mode 100644 index 0000000..4c35611 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:7f3782b8b94010b9fd6746b60b32244a14730fa85ab918e03c9064301e5b4008 +size 4088459744 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf new file mode 100644 index 0000000..4763f07 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c8e18f9ec6a3e72c10f5c6b3b4d3f68c130cfe8787fe5d463429db2be9e9d070 +size 3808391648 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf new file mode 100644 index 0000000..0887c1d --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:45ea70f5531ddf584b6f5041a5df72f1ecea80ed3d50f08227d58fba2bc9221f +size 3492368864 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf new file mode 100644 index 0000000..9b94831 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:5e7b0931c388bc7d970441a7f77ae7c1e48e1fa021ed69af3e342b71d19f16dc +size 4683074016 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf new file mode 100644 index 0000000..d1a28e0 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:f0f50f7f94860acbb4abcecf1ca2c5c0f44428b7963bb23096ed0414224832b9 +size 4457769440 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf new file mode 100644 index 0000000..6fc5110 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:271bf71ac8dfad46ca420ccad3bc09a0b783d982c09274ecd85cf9fe144bef09 +size 5444831712 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf new file mode 100644 index 0000000..14451d5 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:dc14ee2580af6ab22b54ffbcab20d73966bf3879054ffe5ae5c48407786716f4 +size 5315176928 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q6_K.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q6_K.gguf new file mode 100644 index 0000000..971e93e --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q6_K.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:9416b9d547626d4e5a713f9dca11c3926e1388d0a11a1d54329f3e9fa9a2c99a +size 6254199264 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q8_0.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q8_0.gguf new file mode 100644 index 0000000..3458f23 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q8_0.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:160179ba0ecfcbc9c4e9790902e71117b9d72a5a14ebcb351588903592aa833e +size 8098525664 diff --git a/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf new file mode 100644 index 0000000..fd2f433 --- /dev/null +++ b/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:704f29c7aa373d7219889dc0212df3b23423241861c2e59d211bdfcec9aee0f4 +size 15237853664 diff --git a/README.md b/README.md new file mode 100644 index 0000000..6addf01 --- /dev/null +++ b/README.md @@ -0,0 +1,69 @@ +--- +base_model: nyu-dice-lab/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B +language: +- en +library_name: transformers +mradermacher: + readme_rev: 1 +quantized_by: mradermacher +tags: [] +--- +## About + + + + + + +static quants of https://huggingface.co/nyu-dice-lab/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B + + + +***For a convenient overview and download list, visit our [model page for this model](https://hf.tst.eu/model#Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF).*** + +weighted/imatrix quants seem not to be available (by me) at this time. If they do not show up a week or so after the static ones, I have probably not planned for them. Feel free to request them by opening a Community Discussion. +## Usage + +If you are unsure how to use GGUF files, refer to one of [TheBloke's +READMEs](https://huggingface.co/TheBloke/KafkaLM-70B-German-V0.1-GGUF) for +more details, including on how to concatenate multi-part files. + +## Provided Quants + +(sorted by size, not necessarily quality. IQ-quants are often preferable over similar sized non-IQ quants) + +| Link | Type | Size/GB | Notes | +|:-----|:-----|--------:|:------| +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q2_K.gguf) | Q2_K | 3.1 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_S.gguf) | Q3_K_S | 3.6 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_M.gguf) | Q3_K_M | 3.9 | lower quality | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q3_K_L.gguf) | Q3_K_L | 4.2 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.IQ4_XS.gguf) | IQ4_XS | 4.4 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_S.gguf) | Q4_K_S | 4.6 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q4_K_M.gguf) | Q4_K_M | 4.8 | fast, recommended | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_S.gguf) | Q5_K_S | 5.4 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q5_K_M.gguf) | Q5_K_M | 5.5 | | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q6_K.gguf) | Q6_K | 6.4 | very good quality | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.Q8_0.gguf) | Q8_0 | 8.2 | fast, best quality | +| [GGUF](https://huggingface.co/mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B-GGUF/resolve/main/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B.f16.gguf) | f16 | 15.3 | 16 bpw, overkill | + +Here is a handy graph by ikawrakow comparing some lower-quality quant +types (lower is better): + +![image.png](https://www.nethype.de/huggingface_embed/quantpplgraph.png) + +And here are Artefact2's thoughts on the matter: +https://gist.github.com/Artefact2/b5f810600771265fc1e39442288e8ec9 + +## FAQ / Model Request + +See https://huggingface.co/mradermacher/model_requests for some answers to +questions you might have and/or if you want some other model quantized. + +## Thanks + +I thank my company, [nethype GmbH](https://www.nethype.de/), for letting +me use its servers and providing upgrades to my workstation to enable +this work in my free time. + +