mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GEN-7B-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity
Files
ab2a6c78a9981cec8ac7036c27ec19824375ee5f
Qwen-2.5-Instruct-Unverifie…/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GEN-7B.Q5_K_M.gguf

4 lines
135 B
Plaintext
Raw Normal View History

初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GEN-7B-GGUF Source: Original Platform
2026-05-26 04:46:16 +08:00
version https://git-lfs.github.com/spec/v1
oid sha256:76b9eaad3f0deb9d5dd3b1707c646af64f786d7d700f658ccc8607900716e73c
size 5444831712
Reference in New Issue Copy Permalink