mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GEN-7B-GGUF
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity
Files
main
Qwen-2.5-Instruct-Unverifie…/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GEN-7B.f16.gguf

4 lines
136 B
Plaintext
Raw Permalink Normal View History

初始化项目，由ModelHub XC社区提供模型 Model: mradermacher/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GEN-7B-GGUF Source: Original Platform
2026-05-26 04:46:16 +08:00
version https://git-lfs.github.com/spec/v1
oid sha256:00638590e968cca0e2af55f2ec0685381f8dd6154dd0dd431c5be9755b3d4999
size 15237853664
Reference in New Issue Copy Permalink