85 lines
3.3 KiB
C++
85 lines
3.3 KiB
C++
/***************************************************************************************************
|
|
* Copyright (c) 2017-2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
*modification, are permitted provided that the following conditions are met:
|
|
* * Redistributions of source code must retain the above copyright notice,
|
|
*this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
*notice, this list of conditions and the following disclaimer in the
|
|
*documentation and/or other materials provided with the distribution.
|
|
* * Neither the name of the NVIDIA CORPORATION nor the names of its
|
|
*contributors may be used to endorse or promote products derived from this
|
|
*software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
*AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
*IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
*DISCLAIMED. IN NO EVENT SHALL NVIDIA CORPORATION BE LIABLE FOR ANY DIRECT,
|
|
*INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
*DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
|
|
*OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TOR (INCLUDING
|
|
*NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
|
*EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
**************************************************************************************************/
|
|
/*! \file
|
|
\brief Defines tags for architecture-specific configurations.
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
|
namespace cutlass {
|
|
namespace arch {
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////////
|
|
struct Sm50 {
|
|
static int const kMinComputeCapability = 50;
|
|
};
|
|
struct Sm60 {
|
|
static int const kMinComputeCapability = 60;
|
|
};
|
|
struct Sm61 {
|
|
static int const kMinComputeCapability = 61;
|
|
};
|
|
|
|
|
|
/// BIGISLAND Arch
|
|
struct Cu10 {
|
|
static int const kMinComputeCapability = 10;
|
|
};
|
|
|
|
struct Sm62 {
|
|
static int const kMinComputeCapability = 62;
|
|
};
|
|
|
|
/// Triggers a breakpoint on the device
|
|
CUTLASS_DEVICE
|
|
void device_breakpoint() {
|
|
#if defined(__CUDA_ARCH__)
|
|
asm volatile (" brkpt;\n");
|
|
#endif
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////////
|
|
/// Switches to control performance improvement only supported on Iluvatar platform
|
|
|
|
/// Compiler of Iluvatar-CoreX implicitly convert boolean type that is stored at VRF to a 64-bit
|
|
/// width integer type on SRF
|
|
#define IMPLICIT_VRF_BOOLEAN_TO_SRF_INTEGER 1
|
|
|
|
/// Enable block load or store
|
|
#define BLOCK_LOAD_STORE 1
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
|
}
|
|
////////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
|
} // namespace arch
|
|
} // namespace cutlass
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////////
|