Nellyw888/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb
1
0
Fork 0
Code Issues Pull Requests Actions Projects Releases Wiki Activity

初始化项目，由ModelHub XC社区提供模型

Browse Source 
Model: Nellyw888/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb
Source: Original Platform
This commit is contained in:
ModelHub XC
2026-05-31 22:19:26 +08:00
commit f2377b9856
14 changed files with 152323 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
model-00002-of-00002.safetensors Normal file
View File

@@ -0,0 +1,3 @@
version https://git-lfs.github.com/spec/v1
oid sha256:1054c5f71642dbda123410339ea3f6ac12e3a760179493de7421f80ccf2dd02f
size 1214366696