初始化项目，由ModelHub XC社区提供模型

Browse Source

Model: Nellyw888/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb
Source: Original Platform

...

This commit is contained in:

ModelHub XC

2026-08-02 08:21:20 +08:00

commit bd30909b41

10 changed files with 304012 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

1

vocab.json Normal file

File diff suppressed because one or more lines are too long