169 lines
8.5 KiB
C
169 lines
8.5 KiB
C
|
/**
|
|||
|
|
* Copyright (c) 2025 Huawei Technologies Co., Ltd.
|
|||
|
|
* This program is free software, you can redistribute it and/or modify it under the terms and conditions of
|
|||
|
|
* CANN Open Software License Agreement Version 2.0 (the "License").
|
|||
|
|
* Please refer to the License for details. You may not use this file except in compliance with the License.
|
|||
|
|
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
|
|||
|
|
* INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
|
|||
|
|
* See LICENSE in the root of the software repository for the full text of the License.
|
|||
|
|
*/
|
|||
|
|
|
|||
|
|
/*!
|
|||
|
|
* \file gm_to_l1_iterator.h
|
|||
|
|
* \brief
|
|||
|
|
*/
|
|||
|
|
|
|||
|
|
#ifndef GM_TO_L1_ITERATOR_H
|
|||
|
|
#define GM_TO_L1_ITERATOR_H
|
|||
|
|
|
|||
|
|
#include "iterator.h"
|
|||
|
|
|
|||
|
|
constexpr uint32_t STRIDE_LIMIT_H = 65536;
|
|||
|
|
|
|||
|
|
// Partial specialization for V220, ND_in, ND_out
|
|||
|
|
template <ArchType ArchTag, typename DataType>
|
|||
|
|
struct gm_to_l1<ArchTag, DataType, DataFormatT::ND, DataFormatT::ND> {
|
|||
|
|
using HardwareParams = HardwareInfo<ArchTag>;
|
|||
|
|
static constexpr uint32_t BLOCK_SIZE = HardwareParams::l1l0BlockSize / sizeof(DataType);
|
|||
|
|
|
|||
|
|
__aicore__ gm_to_l1(AscendC::LocalTensor<DataType> l1Tensor,
|
|||
|
|
AscendC::GlobalTensor<DataType> gmTensor,
|
|||
|
|
uint32_t nTileActual,
|
|||
|
|
uint32_t nTileCeil,
|
|||
|
|
uint32_t nVal,
|
|||
|
|
uint32_t dTileActual,
|
|||
|
|
uint32_t dTileCeil,
|
|||
|
|
uint32_t dVal)
|
|||
|
|
{
|
|||
|
|
AscendC::DataCopy(l1Tensor,
|
|||
|
|
gmTensor,
|
|||
|
|
AscendC::DataCopyParams(1, // nBurst
|
|||
|
|
CeilDiv<BLOCK_SIZE>(nTileActual * dTileActual), // lenBurst
|
|||
|
|
0, // srcGap
|
|||
|
|
0)); // dstGap
|
|||
|
|
};
|
|||
|
|
};
|
|||
|
|
|
|||
|
|
// Partial specialization for NZ_in, NZ_out
|
|||
|
|
template <ArchType ArchTag, typename DataType>
|
|||
|
|
struct gm_to_l1<ArchTag, DataType, DataFormatT::NZ, DataFormatT::NZ> {
|
|||
|
|
using HardwareParams = HardwareInfo<ArchTag>;
|
|||
|
|
static constexpr uint32_t BLOCK_SIZE = HardwareParams::l1l0BlockSize / sizeof(DataType);
|
|||
|
|
|
|||
|
|
__aicore__ gm_to_l1(AscendC::LocalTensor<DataType> l1Tensor,
|
|||
|
|
AscendC::GlobalTensor<DataType> gmTensor,
|
|||
|
|
uint32_t nTileActual,
|
|||
|
|
uint32_t nTileCeil,
|
|||
|
|
uint32_t nVal,
|
|||
|
|
uint32_t dTileActual,
|
|||
|
|
uint32_t dTileCeil,
|
|||
|
|
uint32_t dVal)
|
|||
|
|
{
|
|||
|
|
uint64_t srcStride = nTileCeil - nTileActual;
|
|||
|
|
if (srcStride < STRIDE_LIMIT_H) {
|
|||
|
|
AscendC::DataCopy(l1Tensor, gmTensor,
|
|||
|
|
AscendC::DataCopyParams(dTileActual / BLOCK_SIZE, // nBurst
|
|||
|
|
nTileActual, // lenBurst
|
|||
|
|
nTileCeil - nTileActual, // srcGap
|
|||
|
|
0)); // dstGap
|
|||
|
|
} else {
|
|||
|
|
for (uint64_t i = 0; i < dTileActual / BLOCK_SIZE; i++) {
|
|||
|
|
uint64_t dstOffset = i * nTileActual * BLOCK_SIZE;
|
|||
|
|
uint64_t srcOffset = i * nTileCeil * BLOCK_SIZE;
|
|||
|
|
AscendC::DataCopy(l1Tensor[dstOffset], gmTensor[srcOffset],
|
|||
|
|
AscendC::DataCopyParams(1, // nBurst
|
|||
|
|
nTileActual, // lenBurst
|
|||
|
|
0, // srcGap
|
|||
|
|
0)); // dstGap
|
|||
|
|
}
|
|||
|
|
}
|
|||
|
|
};
|
|||
|
|
};
|
|||
|
|
|
|||
|
|
// Partial specialization for V220, ND_in, ND_out
|
|||
|
|
template <ArchType ArchTag, typename DataType>
|
|||
|
|
struct gm_to_l1<ArchTag, DataType, DataFormatT::ND, DataFormatT::NZ> {
|
|||
|
|
using HardwareParams = HardwareInfo<ArchTag>;
|
|||
|
|
static constexpr uint32_t BLOCK_SIZE = HardwareParams::l1l0BlockSize / sizeof(DataType);
|
|||
|
|
|
|||
|
|
__aicore__ gm_to_l1(AscendC::LocalTensor<DataType> l1Tensor,
|
|||
|
|
AscendC::GlobalTensor<DataType> gmTensor,
|
|||
|
|
uint32_t nTileActual,
|
|||
|
|
uint32_t nTileCeil,
|
|||
|
|
uint32_t nVal,
|
|||
|
|
uint32_t dTileActual,
|
|||
|
|
uint32_t dTileCeil,
|
|||
|
|
uint32_t dVal)
|
|||
|
|
{
|
|||
|
|
if (dVal < STRIDE_LIMIT_H) {
|
|||
|
|
AscendC::DataCopy(l1Tensor,
|
|||
|
|
gmTensor,
|
|||
|
|
AscendC::Nd2NzParams(1, // ndNum
|
|||
|
|
nTileActual, // nValue
|
|||
|
|
dTileActual, // dValue
|
|||
|
|
0, // srcNdMatrixStride, unused
|
|||
|
|
dVal, // srcDValue
|
|||
|
|
nTileCeil, // dstNzC0Stride
|
|||
|
|
1, // dstNzNStride
|
|||
|
|
0)); // dstNzMatrixStride, unused
|
|||
|
|
} else {
|
|||
|
|
for (uint32_t i = 0; i < nTileActual; i++) {
|
|||
|
|
AscendC::DataCopy(l1Tensor[i * BLOCK_SIZE],
|
|||
|
|
gmTensor[i * dVal],
|
|||
|
|
AscendC::Nd2NzParams(1, // ndNum
|
|||
|
|
1, // nValue
|
|||
|
|
dTileActual, // dValue
|
|||
|
|
0, // srcNdMatrixStride, unused
|
|||
|
|
0, // srcDValue
|
|||
|
|
nTileCeil, // dstNzC0Stride
|
|||
|
|
0, // dstNzNStride
|
|||
|
|
0)); // dstNzMatrixStride, unused
|
|||
|
|
}
|
|||
|
|
}
|
|||
|
|
};
|
|||
|
|
};
|
|||
|
|
|
|||
|
|
// Partial specialization for V220, ND_in, NZ_out
|
|||
|
|
template <ArchType ArchTag, typename DataType>
|
|||
|
|
struct gm_to_l1<ArchTag, DataType, DataFormatT::ND, DataFormatT::ZN> {
|
|||
|
|
using HardwareParams = HardwareInfo<ArchTag>;
|
|||
|
|
static constexpr uint32_t BLOCK_SIZE = HardwareParams::l1l0BlockSize / sizeof(DataType);
|
|||
|
|
|
|||
|
|
__aicore__ gm_to_l1(AscendC::LocalTensor<DataType> l1Tensor,
|
|||
|
|
AscendC::GlobalTensor<DataType> gmTensor,
|
|||
|
|
uint32_t nTileActual,
|
|||
|
|
uint32_t nTileCeil,
|
|||
|
|
uint32_t nVal,
|
|||
|
|
uint32_t dTileActual,
|
|||
|
|
uint32_t dTileCeil,
|
|||
|
|
uint32_t dVal)
|
|||
|
|
{
|
|||
|
|
if (dVal < STRIDE_LIMIT_H) {
|
|||
|
|
AscendC::DataCopy(l1Tensor,
|
|||
|
|
gmTensor,
|
|||
|
|
AscendC::Nd2NzParams(1, // ndNum
|
|||
|
|
nTileActual, // nValue
|
|||
|
|
dTileActual, // dValue
|
|||
|
|
0, // srcNdMatrixStride, unused
|
|||
|
|
dVal, // srcDValue
|
|||
|
|
nTileCeil, // dstNzC0Stride
|
|||
|
|
1, // dstNzNStride
|
|||
|
|
0)); // dstNzMatrixStride, unused
|
|||
|
|
} else {
|
|||
|
|
for (uint32_t i = 0; i < nTileActual; ++i) {
|
|||
|
|
AscendC::DataCopy(l1Tensor,
|
|||
|
|
gmTensor,
|
|||
|
|
AscendC::Nd2NzParams(1, // ndNum
|
|||
|
|
1, // nValue
|
|||
|
|
dTileActual, // dValue
|
|||
|
|
0, // srcNdMatrixStride, unused
|
|||
|
|
0, // srcDValue
|
|||
|
|
nTileCeil, // dstNzC0Stride
|
|||
|
|
0, // dstNzNStride
|
|||
|
|
0)); // dstNzMatrixStride, unused
|
|||
|
|
}
|
|||
|
|
}
|
|||
|
|
};
|
|||
|
|
};
|
|||
|
|
|
|||
|
|
#endif // GM_TO_L1_ITERATOR_H
|